Funder
Iran National Science FoundationIran National Science Foundation (INSF)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference24 articles.
1. R.E. Bryant, Bit level analysis of an SRT divider circuit, in: Proceedings of the of Design Automation Conference, 1995, pp. 661–665.
2. Formal Equivalence Checking and Design Debugging;Huang,1998
3. R.E. Bryant, Y.A. Chen, Verifcation of arithmetic circuits with binary moment diagrams, in: Proceedings of the 32nd Design Automation Conference, June 1995, pp. 535–541.
4. Arithmetic circuit verification based on symbolic computer algebra;Watanabe;IEICE Trans. Fundam. Electron. Commun. Comput. Sci.,2008
5. A formal approach for debugging arithmetic circuits;Sarbishei;IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,2009
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Efficient Formal Verification and Debugging of Arithmetic Divider Circuits;2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD);2023-10-28
2. Formal Verification of Restoring Dividers made Fast and Simple;2023 60th ACM/IEEE Design Automation Conference (DAC);2023-07-09
3. Formal Verification of Divider Circuits by Hardware Reduction;2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD);2023-07-03
4. Functional Verification of Arithmetic Circuits: Survey of Formal Methods;2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS);2022-04-06
5. Functional Verification of Hardware Dividers using Algebraic Model;2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC);2019-10