Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference32 articles.
1. A PLL-based synthesizer for tunable digital clock generation in a continuous-time ΣΔ A/D converter;Segundo;Integr. VLSI J.,2009
2. All-digital PLL and transmitter for mobile phones;Staszewski;IEEE J. Solid-State Circuits,2005
3. Digital Phase-locked loop based on a coarseCFine time-to-digital converter with subpicosecond resolution;Minjae Lee;IEEE J. Solid-State Circuits,2009
4. A portable high-frequency digitally controlled oscillator (DCO);Elrabaa;Integr. VLSI J.,2013
5. A modeling approach for fractional-N frequency synthesizers allowing straightforward noise analysis;Perrott;IEEE J. Solid-State Circuits,2002
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献