Integrating error correction and detection techniques in RISC-V processor microarchitecture for enhanced reliability
-
Published:2024-09
Issue:
Volume:
Page:102282
-
ISSN:0167-9260
-
Container-title:Integration
-
language:en
-
Short-container-title:Integration
Author:
Sreekumar Aswin,
Shankar Bolupadra Sai,
Reddy B. Naresh KumarORCID
Reference23 articles.
1. Dustin: A 16-cores parallel ultra-low-power cluster with 2B-to-32b fully flexible bit-precision and vector lockstep execution mode;Ottavi;IEEE Trans. Circuits Syst. I. Regul. Pap.,2023
2. M.T. Sim, Y. Zhuang, A dual lockstep processor system-on-a-chip for fast error recovery in safety-critical applications, in: IECON 2020 the 46th Annual Conference of the IEEE Industrial Electronics Society, 2020.
3. Variable delayed dual-core lockstep (VDCLS) processor for safety and security applications;Marcinek;Electronics,2023
4. Evaluation of dynamic triple modular redundancy in an interleaved-multi-threading RISC-V core;Barbirotta;J. Low Power Electron. Appl.,2022
5. A.E. Wilson, M. Wirthlin, Fault injection of TMR open-source RISC-V processors using dynamic partial reconfiguration on SRAM-based FPGA, in: 2021 IEEE Space Computing Conference, SCC, 2021.