1. Hardware design and VLSI implementation of a byte-wise CRC generator chip;Sait;IEEE Trans. Consum. Electron.,1995
2. Performance of checksums and CRCs over real data;Stone;IEEE/ACM Trans. Netw.,1998
3. High-speed parallel CRC circuits in VLSI;Pei;IEEE Trans. Commun.,1992
4. T. Henriksson, H. Eriksson, U. Nordqvist, P. Larsson-Edefors, D. Liu, VLSI implementation of CRC-32 for 10 Gigabit Ethernet, in: The 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Malta, vol. 3, IEEE, 2–5 September, 2001, pp. 1215–1218. http://ieeexplore.ieee.org/abstract/document/957433/
5. Design and implementation of a field programmable CRC circuit architecture;Toal;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2009