1. Low-power 32bit × 32bit multiplier design with pipelined block-wise shutdown;Jang,2005
2. High-Level Optimization Techniques for Low-Power Multiplier Design;Huang,2003
3. Low power multiplication algorithm for switching activity reduction through operand decomposition;Ito,2003
4. Irreversibility and heat generation in the computing process;Landauer;IBM J. Res. Dev.,1961
5. Power, area and delay comparision of different multipliers;Jaya;Int. J. Sci., Eng. Technol. Res. (IJSETR),2016