Author:
Maity Soumen,Nayak Amiya,Ramsundar S.
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference18 articles.
1. Why systolic architecture?;Kung;IEEE Comput.,1982
2. Wafer-scale integration of systolic arrays;Leighton;IEEE Trans. Comput.,1985
3. A fault tolerant massively parallel processing architecture;Balasubramanian;J. Parallel Distributed Comput.,1987
4. J. Bruck, R. Cypher, C.T. Ho, Fault-tolerant meshes with minimal number of spares, Proceedings of Third IEEE Symposium on Parallel and Distributed Processing, 1991, pp. 288–295.
5. On testing of catastrophic faults in reconfigurable arrays with arbitrary link redundancy;Nayak;Integration VLSI J.,1996
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献