A formal model for proving hardware timing properties and identifying timing channels-Reference-Cited by-同舟云学术

A formal model for proving hardware timing properties and identifying timing channels

Author:

Qin Maoyuan,Wang Xinmu,Mao Baolei,Mu Dejun,Hu Wei

Funder

Natural Science Foundation of China

Natural Science Foundation of Shaanxi Province

National Crypto Development Foundation

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Reference24 articles.

1. Reading kernel memory from user space;Lipp,2018

2. Kocher. Timing attacks on implementations of diffie-hellman, rsa, dss, and other systems;Paul,1996

3. Spectre Attacks: Exploiting Speculative Execution;Paul,2019

4. Dude, is my code constant time?;Reparaz,2017

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. Challenges and Opportunities of Security-Aware EDA;ACM Transactions on Embedded Computing Systems;2023-04-19

3. SeVNoC: Security Validation of System-on-Chip Designs With NoC Fabrics;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-02

4. Towards Automatic Property Generation for SoC Security Verification;2022 19th International SoC Design Conference (ISOCC);2022-10-19