1. Khitam Alatoun , Bharath Shankaranarayanan , Shanmukha Murali Achyutha , and Ranga Vemuri . 2021 . SoC Trust Validation Using Assertion-Based Security Monitors. In 2021 22nd International Symposium on Quality Electronic Design (ISQED). 496--503 . https://doi.org/10.1109/ISQED51717.2021.9424363 Khitam Alatoun, Bharath Shankaranarayanan, Shanmukha Murali Achyutha, and Ranga Vemuri. 2021. SoC Trust Validation Using Assertion-Based Security Monitors. In 2021 22nd International Symposium on Quality Electronic Design (ISQED). 496--503. https://doi.org/10.1109/ISQED51717.2021.9424363
2. On Subnormal Floating Point and Abnormal Timing
3. Clepsydra: Modeling timing flows in hardware designs
4. Daniel J Bernstein. 2005. Cache-timing attacks on AES. (2005). Available at https://cr.yp.to/antiforgery/cachetiming-20050414.pdf. Daniel J Bernstein. 2005. Cache-timing attacks on AES. (2005). Available at https://cr.yp.to/antiforgery/cachetiming-20050414.pdf.