Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. An enhanced reconfigurable dual-clock FIFO for inter-IP data transmission;IEICE Electronics Express;2023-10-25
2. Design of Mesochronous Dual Clock Fifo Buffer with Modified Synchronizer Circuit;2022 6th International Conference on Electronics, Communication and Aerospace Technology;2022-12-01
3. Virtual-Channel Flow Control Across Mesochronous Clock Domains;2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST);2022-06-08
4. Synthesizable Synchronization FIFOs Utilizing the Asynchronous Pulse-Based Handshake Protocol;2020 IEEE Nordic Circuits and Systems Conference (NorCAS);2020-10-27
5. The Mesochronous Dual-Clock FIFO Buffer;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2020-01