Author:
Xue Jiying,Li Tao,Deng Yangdong,Yu Zhiping
Funder
China's Ministry of Science and Technology
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference30 articles.
1. Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuit;Roy;Proc. IEEE,2003
2. Intrinsic leakage in deep submicron CMOS ics-measurement-based test solutions;Keshavarzi;IEEE Trans. VLSI,2000
3. Semiconductor industry association, International technology roadmap for semiconductors, 2006. Available at : 〈http://public.itrs.net〉.
4. Accurate estimation of total leakage in nanometer-scale bulk CMOS circuits based on device geometry and doping profile;Mukhopadhyay;IEEE Trans. CAD,2005
5. H. Chang, S. Sapatnekar, Full-chip analysis of leakage power under process variations, including spatial correlations, in: Proceedings of DAC, 2005, pp. 523–530.
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献