Author:
Zhou Jun,Li Huawei,Wang Tiancheng,Li Xiaowei
Funder
National Natural Science Foundation of China
National Basic Research Program of China
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference24 articles.
1. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration;Banerjee;Proc. IEEE,2001
2. A.C. Hsieh, T.T. Hwang, M.T. Chang, M.H. Tsai, C.M. Tseng, H.C. Li, TSV redundancy: architecture and design issues in 3D IC, in: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, 2010, pp. 166–171.
3. V. Pasca, L. Anghel, C. Rusu, M. Benabdenbi, Configurable serial fault-tolerant link for communication in 3D integrated systems, in: Proceedings of IEEE International On-Line Testing Symposium (IOLTS), Corfu, 2010, pp. 115–120.
4. C. Liu, L. Zhang, Y. Han, X. Li, A resilient on-chip router design through data path salvaging, in: Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, 2011, pp. 437–442.
5. K.Y. Hsieh, B.C. Cheng, R.T. Gu, K.S.M. Li, Fault-tolerant mesh for 3D network on chip, in: Proceedings of International Conference on Microsystems, Packaging, Assembly and Circuits Technology (IMPACT), Taipei, 2011, pp. 202–205.
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献