1. Venkataraman N, Kumar R (2019) Design and analysis of application specific network on chip for reliable custom topology. Comput Netw 158:69–76
2. Ebrahimi M, Daneshtalab M, Liljeberg P, Plosila J, Flich J, Tenhunen H (2012) Path-based partitioning methods for 3D networks-on-chip with minimal adaptive routing. IEEE Trans Comput 63(3):718–733
3. Ronak S (2018) Design and evaluation of high-performance and fault-tolerant routing algorithms for 3D-NoCs. UC Irvine Electronic Theses and Dissertations. doi: ProQuest ID: Salamat_uci_0030D_15171. Merritt ID: ark:/13030/m5p03551. Retrieved from https://escholarship.org/uc/item/7kz2n9cn.
4. Ahmed AB (2015) High-throughput architecture and routing algorithms towards the design of reliable mesh-based many-core network-on-chip systems. Ph. D. Thesis, Graduate School of Computer Science and Engineering
5. Wang X, Jiang Y, Yang M, Li H, Mak T (2017) HRC: a 3D NoC architecture with genuine support for runtime thermal-aware task management. IEEE Trans Comput 66(10):1676–1688