Author:
Póvoa R.,Bastos I.,Lourenço N.,Horta N.
Funder
Instituto de Telecomunicações
Fundação para a Ciência e a Tecnologia
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference34 articles.
1. G. Dambrine, et al., High frequency low noise potentialities of down to 65nm technology nodes MOSFETs, in: Proceedings of the IEEE Gallium Arsenide and Other Semiconductor Application Symposium, October 2005, pp. 97–100.
2. F. Gianesello, D. Gloria, C. Raynaud, S. Boret, 5GHz 1.4dB NF CMOS LNA integrated in 130nm High Resistivity SOI technology, in: Proceedings of the IEEE International Symposium on Integrated Circuits, September 2007, pp. 96–99.
3. An efficient fully parasitic-aware power amplifier design optimization tool;Ramos;IEEE Trans. Circuits Syst.,2005
4. A synthesis tool for CMOS RF low-noise amplifiers;Tulunay;IEEE Trans. Comput. Des. Integr. Circuits Syst.,2009
5. An efficient high-frequency linear RF amplifier synthesis method based on evolutionary computation and machine learning techniques;Liu;IEEE Trans. Comput. Des. Integr. Circuits Syst.,2012
Cited by
24 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献