Abstract
The design and optimization of the analog complementary metal-oxide-semiconductor (CMOS) integrated circuits (ICs) are intrinsically complicated and depend heavily on the designer’s experience, and are associated with very long design and optimization-cycle times. In addition, in order to the analog and radiofrequency (RF) CMOS IC work suitably in practice, it is necessary to perform robustness analyses (RAs) through Simulation Program with Integrated Circuit Emphasis (SPICE) simulations, which result in still-higher design and optimization cycle times and therefore represent the biggest bottleneck to the launching of new electronic products. In this context, this manuscript aims to present, for the first time, the use of a custom imperialist competitive algorithm (ICA) in order to reduce the design and optimization-cycle times of analog CMOS ICs. In this study, we implement some Miller CMOS operational transconductance amplifiers (OTAs) using the computational tool named iMTGSPICE, considering two different bulk CMOS IC manufacturing processes from Taiwan Semiconductor Company (TSMC) (180 nm and 65 nm nodes) and two evolutionary optimization methodologies of artificial intelligence, i.e., ICA and a genetic algorithm (GA). The main result obtained by this work shows that, by using an ICA-customized evolutionary algorithm to perform the design and optimization processes of Miller CMOS OTAs, it is possible to reduce the design and optimization-cycle times by up to 83% in relation to those implemented with the GA-customized evolutionary algorithm, achieving practically the same electrical performance.
Funder
São Paulo Research Foundation
National Council for Scientific and Technological Development
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference28 articles.
1. Razavi, B. (2003). Design of Analog CMOS Integrated Circuits, The McGraw-Hill.
2. Random Variability Modeling and Its Impact on Scaled CMOS Circuits;Ye;J. Comput. Electron.,2010
3. Okobiah, O., Mohanty, S.P., and Kougianos, E. (2013, January 4–7). Fast Statistical Process Variation Analysis Using Universal Kriging Metamodeling: A PLL Example. Proceedings of the 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), Columbus, OH, USA.
4. Barros, M.F.M., Guilherme, J.M.C., and Horta, N.C.G. (2010). Analog Circuits and Systems Optimization Based on Evolutionary Computation Techniques, Springer. [294th ed.].
5. A Modified Gm/ID Design Methodology for Deeply Scaled CMOS Technologies;Pollissard-Quatremère;Analog Integr. Circuits Signal Process.,2014