1. Timing optimization of multi-phase sequential logic;Bartlett;IEEE Trans. Comput. Aided Des.,1991
2. Optimum retiming of large sequential circuits;Chakradhar,1995
3. Sequential circuit delay optimization using global path delays;Chakradhar,1993
4. Retiming and clock skew for synchronous systems;Chao,1994
5. Automatic determination of optimal clocking parameters in MOS VLSI circuits;Dagenais,1988