1. Y.-K. Choi, K. Asano, N. Lindert, V. Subramanian, T.-J. King, J. Bokor, C. Hu, Ultra-thin body SOI MOSFET for deep-sub-tenth micron era, in: Electron Devices Meeting, 1999. IEDM’99. Technical Digest. International, 1999, pp. 919–921.
2. F.D.J., S.P. Wong, H.S. P., Devices design considerations for double-gate, ground-plane, and single-gate ultra thin SOI MOSFETs at the 25 nm channel length generation, IEDM Tech. 1998, pp. 407–410.
3. Double step buried oxide (DSBO) SOI-MOSFET: a proposed structure for improving self-heating effects;Orouji;Phys. E Low-Dimens. Syst. Nanostruct.,2009
4. Fully depleted strained-SOI n-and p-MOSFETs on bonded SGOI substrates and study of the SiGe/BOX interface;Cheng;Electron Device Lett. IEEE,2004
5. Strained silicon–germanium-on-insulator n-MOSFET with embedded silicon source-and-drain stressors;Wang;Electron Device Lett. IEEE,2008