1. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging,;Mistry;IEEE Int. Electron Dev. Meet.,2007
2. Modeling of surface-roughness scattering in ultrathin-body SOI MOSFETs;Jin;IEEE Trans. Electron Devices,2007
3. First principles study on transport characteristics of SiCNT-based field effect transistor;Choudhary;Int. J. Electron. Lett.,2016
4. On monolayer MoS2 field-effect transistors at the scaling limit;Liu;IEEE Trans. Electron Devices,2013
5. Benchmarking transition metal dichalcogenide MOSFET in the ultimate physical scaling limit;Majumdar;IEEE Electron Device Lett.,2014