1. Area-efficient architectures for double precision multiplier on FPGA, with run-time-reconfigurable dual single precision support;Jaiswal;Microelectron. J.,2013
2. A signed binary multiplication technique;Booth;Q. J. Mech. Appl. Math.,1951
3. IEEE standard for floating-point arithmetic;IEEE Standard 754-2008,2008
4. Variable-latency floating-point multipliers for low-power applications;Kuang;IEEE Trans. Very Large Scale Integrat. (VLSI) Syst.,2010
5. Large multipliers with fewer DSP blocks;de Dinechin,2009