1. James T. Kao and Anantha P. Chandrakasan, Member, IEEE, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 7, JULY 2000.
2. Comparison of 32- bit multipliers for various performance measures”;Shah;Proceedings of the 12th International Conference on Microelectronics,2000
3. Dhireesha Kudithipudi and Eugene John, “Implementation of Low Power Digital Multipliers Using 10 Transistor Adder Blocks”, Laboratory for Low Power Design, Department of Electrical and Computer Engineering, University of Texas at San Antonio, San Antonio, TX 78249, USA.\.
4. Anantha P. Chandrakasan, Samuel Sheng, and Robert W. Brodersen, Fellow, IEEE, “Low-Power CMOS Digital Design” IEEE JOURNAL OF SOLID-STATE CIRCUITS. VOL 27, NO 4. APRIL 1992.
5. A. R. Fridi, “Partial multiplication: A low-power approach for parallel multiplier,” ECE729 Course Project, Dept. Electrical and Computer Eng., Univ. Waterloo, Apr. 1994.