1. Kumar S, Jantsch A, Soininen JP, et al. A network on chip architecture and design methodology. In: Proceedings of the IEEE computer society annual symposium on VLSI (ISVLSI.02), Pittsburgh, Pennsylvania, USA; 2002. p. 105–12.
2. System-on-chip: reuse and integration;Saleh;Proc IEEE,2006
3. Cardoso RS, Kreutz ME, Carro L, et al. Design space exploration on heterogeneous network-on-chip. In: Proceedings of circuits and systems, IEEE international symposium, Kobe, Japan, vol. 1; 23–26 May, 2005. p. 428–31.
4. Interconnect intellectual property for network-on-chip;Liu;J Syst Archit,2004
5. Henkel J, Wolf W, Chakradhar S. On-chip networks: a scalable, communication-centric embedded system design paradigm. In: Proceedings of the 17th international conference on VLSI design, Piscataway, NJ, USA; 2004, p. 845–51.