1. Y. Cao, C. Hu, X. Huang, A.B. Kahng, S. Muddu, D. Stroobandt, D. Sylvester, Effects of global interconnect optimizations on performance estimation of deep submicron design, in: Computer Aided Design, 2000, ICCAD-2000, IEEE/ACM International Conference on Computer Aided Design, 5–9 November 2000, pp. 56–61
2. W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in: Design Automation Conference, 2001, Proceedings, pp. 684–689
3. T.F. Gonzalez, Multimessage multicasting: complexity and approximations, UCSB Department of Computer Science, Technical Report TRCS-96-15, July 1996
4. Guaranteeing the quality of services in network on chip;Goossens,2003
5. P. Guerrier, A.A. Greiner, Generic architecture for on-chip packet-switched interconnections, in: Design, Automation and Test in Europe Conference and Exhibition 2000, Proceedings, pp. 250–256