1. Motion Picture Expert Group, Coded representation of picture and audio information, MPEG Video Test Model 5, 1993.
2. Y.G. Yang, N.I. Cho, S.U. Lee, Design and VLSI implementation of CSD filter for pre-processing of image signals, in: Proceedings of IEEE International Conference on Electronics, Circuits, and Systems, 1996, vol. 2, pp. 960–963.
3. design over a discrete powers of two coefficient space;Lim;IEEE Transactions on Accoust., Speech, Signal Processing,1983
4. T. Isshiki, W.W. Dai, High-level bit-serial datapath synthesis for multi-FPGA systems, in: ACM Third International Symposium on Field Programmable Gate Arrays, 1995, pp. 167–173.
5. S. He, M. Torkelson, FPGA implementation of FIR filters using pipelined, bit-serial canonical signed digit multipliers, in: IEEE Custom Integrated Circuits Conference, 1994, pp. 81–84.