1. Vicis: a reliable network for unreliable silicon;David,2009
2. A design methodology for application-specific networks-on-chip;Jiang;ACM Trans. Embed. Comput. Syst.,2006
3. S. Wei, et al., Adaptive stochastic routing in fault-tolerant on-chip networks, in: Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, 2009, IEEE Computer Society.
4. Design, synthesis, and test of networks on chips;Partha Pratim;IEEE Des. Test,2005
5. A.D. David Fick, Gregory K. Chen, Valeria Bertacco, Dennis Sylvester, David Blaauw, A highly resilient routing algorithm for fault-tolerant NoCs., in Design, Automation and Test in Europe, DATE 2009, Nice, France, 2009.