1. Cramming more components onto integrated circuits;Moore;Electronics,1965
2. Wolf S. Silicon processing for the VLSI Era: deep-submicron process technology. Sunset Beach (CA): Lattice Press; 2002.
3. A 90nm logic technology featuring 50nm strained silicon channel transistors, 7 layers of Cu interconnects, low κ ILD, and 1μm 2 SRAM cell;Thompson;IEDM Tech Dig,2002
4. International Technology Roadmap for Semiconductors (ITRSs). Semiconductor Industry Association, 181 Metro Drive, Suite 450, San Jose, CA 95110; 2006.
5. High-high-κ dielectrics for submicron MOSFET;Chowdhury;Int J Emerg Technol Sci Eng,2010