1. CMOS scaling into the nanometer regime
2. Technology challenges for integration near and below 0.1 μm
3. R. Choi, K. Onishi, C.S. Kang, S. Gopalan, R. Nieh, Y.H. Kim, J.H. Han, S. Krishnan, H.-J. Cho, A. Shahriar, J.C. Lee, IEDM Technical Digest 2002, pp.613–616.
4. G. Lucovsky, B. Rayner, Y. Zhang, J. Whitten, IEDM Technical Digest 2002, pp. 617–620.
5. Fully Depleted n-MOSFETs on Supercritical Thickness Strained SOI