Funder
OT
Belgian Science Policy Office
Subject
Applied Mathematics,Computational Theory and Mathematics,Theoretical Computer Science
Reference22 articles.
1. Maximizing the functional yield of wafer-to-wafer integration;Reda;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2009
2. M. Taouil, S. Hamdioui, Layer redundancy based yield improvement for 3D wafer-to-wafer stacked memories. in: IEEE European Test Symposium, 2011, pp. 45–50.
3. M. Taouil, S. Hamdioui, J. Verbree, E. Marinissen, On maximizing the compound yield for 3D wafer-to-wafer stacked ICs, in: IEEE, editor, IEEE International Test Conference, 2010, pp. 183–192.
4. J. Verbree, E. Marinissen, P. Roussel, D. Velenis, On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking, in: IEEE European Test Symposium, 2010, pp. 36–41.
5. E. Singh, Wafer ordering heuristic for iterative wafer matching in w2w 3d-sics with diverse die yields, in: 3D-Test First IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits, 2010. Poster.
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献