1. A formal verification environment for railway signaling system design;Bernardeschi;J. Formal Methods System Design,1998
2. The integration project for the JACK environment;Bouali;Bull. EATCS,1994
3. A junction between state based and behavioural based specifications;Bowman,1999
4. J. Broersen, R. Wieringa, Interpreting UML-statecharts in a modal μ-calculus, Un-published manuscript, 1997
5. Expressibility results for linear time and branching time logics;Clarke,1989