Affiliation:
1. Université Paris 13, Sorbonne Paris Cité, LIPN, CNRS, UMR 7030, 93430, Villetaneuse, France
Abstract
Abstract
With the increasing complexity of dynamic concurrent systems, a phase of formal specification and formal verification is needed. UML state machines are widely used to specify dynamic systems behaviours. However, the official semantics of UML is described in a semi-formal manner, which renders the formal verification of complex systems delicate. In this paper, we propose a formalisation of UML state machines using coloured Petri nets. We consider in particular concurrent aspects (orthogonal regions, forks, joins, variables), the hierarchy induced by composite states and their associated activities, external, local or inter-level transitions, entry/exit/do behaviours, transition priorities, and shallow history pseudostates. We use a CD player as a motivating example, and run various verifications using CPN Tools.
Publisher
Association for Computing Machinery (ACM)
Subject
Theoretical Computer Science,Software
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. To Do or Not to Do: Semantics and Patterns for Do Activities in UML PSSM State Machines;IEEE Transactions on Software Engineering;2024-08
2. Using a process algebra interface for verification and validation of UML statecharts;Computer Standards & Interfaces;2023-08
3. Formalizing UML State Machines for Automated Verification – A Survey;ACM Computing Surveys;2023-07-13
4. Conversion of Timing Diagram to Event-B;2023 8th International Conference on Computational Intelligence and Applications (ICCIA);2023-06-23
5. 面向低压电器的协同装配方法;Frontiers of Information Technology & Electronic Engineering;2023-06