Author:
Kessal L,Abel N,Demigny D
Subject
Electrical and Electronic Engineering,Computer Vision and Pattern Recognition,Signal Processing
Reference17 articles.
1. Arnauld J, Buell D, Davis E. Splash II. In: Proceedings of the Fourth ACM Symposium of Parallel Algorithms and Architectures, San Diego, CA 1992. p. 316–22.
2. Vuillemin J, Bertin P, Roncin D, Shand M, Touati H, Bucard P. Programmable Active Memories: reconfigurable Systems Come of Age. IEEE Transactions on VLSI Systems, March 1996.
3. Sassatelli G, Torres L, Benoit P, Cambon G, Robert M, Galy J. Dynamically reconfigurable architectures for digital signal processing applications. SoC design methodology. Kluwer Academic Publisher, Dordrecht, 2002. p. 63–74.
4. David R, Chillet D, Pillement S, Sentiyes O. A dynamically reconfigurable architecture for low-power multimedia terminals. SoC design methodology. Kluwer Academic Publisher, Dordrecht, 2002. p. 51–62.
5. AT40K FPGA with FreeRAM™, data sheet Atmel Inc., 1999.
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献