1. The synchronous language twelve years later;Benveniste;Proceedings of the IEEE,2003
2. × pipes: A network-on-chip architecture for gigascale systems-on-chip;Bertozzi;IEEE Circuits and Systems Magazine,2004
3. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip;Bertozzi;IEEE Transactions on Parallel and Distributed Systems,2005
4. M. Borgatti, C. Auricchio, R. Pelliconi, R. Canegallo, C. Gazzina, A. Tosoni, and P. Rolandi. A multi-context 6.4Gb/s/channel on-chip communication network using 0.18μm flash-EEPROM switches and elastic interconnects. In ISSCC Digest of Technical Papers, February 2003
5. Performance analysis and optimization of asynchronous circuits;Burns,1991