1. C.-H Lin et al., “High performance 14 nm SOI FinFET CMOS technology with \$0.0174∼mu \$ m 2 embedded DRAM and 15 levels of Cu metallization”, IEDM Tech. Dig., pp. 3.8.1-3.8.3, 2014.
2. S. Anthony, Intel forges ahead to 10nm, will move away from silicon at 7nm, 2/23/2015, 9:31 AM https://arstechnica.com/gadgets/2015/02/intel-forges-ahead-to-10nm-will-move-away-from-silicon-at-7nm/;
3. Moore???s Law, http://www.mooreslaw.org/; https://www.technologyreview.com/s/601441/moores-law-is-dead-now-what/.
4. Design of tunneling field-effect transistors using strained-silicon/strained-germanium type-II. Staggered heterojunctions;Nayfeh;IEEE Electron Device Lett.,2008
5. Strained silicon MOSFET technology, JL Hoyt, HM Nayfeh, S Eguchi, I Aberg, G Xia, T Drake, EA Fitzgerald, ..., Electron Devices Meeting, 2002. IEDM’02. International, 23-26; High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography, S Narasimha, K Onishi, HM Nayfeh, A Waite, M Weybright, J Johnson, ...Electron Devices Meeting, 2006. IEDM’06. International, 1-4; W,-H. Lee, A. Waite, H. Nii, H. M. Nayfeh et. Al. “High performance 65 nm SOI technology with enhanced transistor strain and advanced-low- \$K\$ BEOL”, IEDM Tech. Dig., pp. 56-59, 2005.