1. ACM, Last Accessed July 2014. http://dl.acm.org/
2. Active HDL, Last Accessed, October 2014. https://www.aldec.com/en/products/fpga_simulation/active-hdl
3. Formal equivalence verification and debugging techniques with auto-correction mechanism for RTL designs;Alizadeh;Microprocess. Microsyst.,2013
4. Integrating simulation capabilities into SysML for enterprise information system design;Anargyros,2014
5. A methodology for mapping SysML activity diagram to time petri net for requirement validation of embedded real-time systems with energy constraints;Andrade,2009