Author:
Dunne Paul E.,Leng Paul H.,Nwana Gerald F.
Subject
Hardware and Architecture,Software
Reference17 articles.
1. Parallel logic simulation of VLSI systems;Bailey;ACM Computing Surveys,1994
2. J.V. Briner, J.L. Ellis, G. Kedem, Taking advantage of optimal on-chip parallelism for parallel discrete event simulation, In: Proceedings of the IEEE International Conference on Computer-Aided Design, New York, 1988, pp. 312–315
3. Effect of communication overheads on time warp performance: an experimental study;Carothers,1994
4. Evaluating the use of pre-simulation in VLSI circuit partitioning;Chamberlain,1994
5. Asynchronous distributed simulation via a sequence of parallel computations;Chandy;Communications of the ACM,1981