Author:
Jóźwiak L.,Ślusarczyk A.,Chojnacki A.
Subject
Hardware and Architecture,Software
Reference30 articles.
1. L. Jóźwiak, M. Perkowski, D. Foote, Massively parallel structures of specialized reconfigurable cellular processors for fast symbolic computations, in: MPCS’98––The Third International Conference on Massively Parallel Computing Systems, 1998, pp. 55–64
2. Learning hardware using multiple-valued logic––part 1: Introduction and approach;Perkowski;IEEE Micro,2002
3. Learning hardware using multiple-valued logic––part 2: Cube calculus and architecture;Perkowski;IEEE Micro,2002
4. S.C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R.R. Taylor, R. Laufer, Piperench: a coprocessor for streaming multimedia acceleration, in: ISCA––26th International Symposium on Computer Architecture, 1999, pp. 28–39
5. A. Alsolaim, J. Becker, M. Glesner, J. Starzyk, Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems, in: Proceedings of FCCM’00, 2000, pp. 205–216
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献