Author:
Divya Marichamy,Sundaram Kumaravel
Subject
Electrical and Electronic Engineering
Reference22 articles.
1. Design of CMOS phase-locked loops: from circuit level to architecture level;Razavi,2020
2. Low mismatch high-speed charge pump for high bandwidth phase locked loops;Kirankumar;Microelectron J,2021
3. Low power PLL with reduced reference spur realized with glitch-free linear PFD and current splitting CP;Abdul Majeed;Analog Integr Circuits Signal Process,2017
4. A high-speed, power efficient, dead-zone-less phase frequency detector with differential structure;Abolhasani;Microelectron J,2020
5. A divider-less, high speed and wide locking range phase locked loop;Erfani-Jazi;AEU-Int J Electron Commun,2015
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献