1. Trifonov DT, Doorenbos JL. Integrating/SAR ADC and method with low integrator swing and low complexity. U.S. Patent 2008/0258959 A1, October 23, 2008.
2. Analog circuit sizing vis swarm intelligence;Vural;Int J Electron Commun (AEU),2012
3. Teo SA, Tse L, Song Y. Voltage regulator for high performance RF systems. U.S. Patent 8 639 201 B1, January 28, 2014.
4. 1-V 365-µW 2.5-MHz channel selection filter for 3G wireless receiver in 55-nm CMOS;Lo;IEEE Trans Very Large Integ (VLSI) Syst,2014
5. A 12.5 mW, 11.1nV/-115dB THD, <1µs settling, 18-bit SAR ADC driver in 0.6 µm CMOS;S;IEEE Trans Circ Syst,2015