1. The International Roadmap for Semiconductors, Semiconductor Industry Association, 2001.
2. B. Yu, H. Wang, A. Joshi, Q. Xiang, E. Ibok, M.-R. Lin, 15nm gate length planar CMOS transistor, Proc. IEDM, Washington, DC, 2001, Tech. Dig. IEDM, pp. 937–939.
3. B.Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-Y. Yang, C. Tabery, C. Ho, Q. Xiang, T.-S. King, J. Bokor, C. Hu, M.-R. Lin, D. Kyser, FinFET scaling to 10nm gate length, Proc. IEDM, San Francisco, CA, 2002, Tech. Dig. IEDM, pp. 251–252.
4. B. Doris, M. Ieong, T. Kanarsky, Y. Zhang, R.A. Roy, O. Dokumaci, Z. Ren, F.-F. Jamin, L. Shi, W. Natzle, H.-S. Huang, J. Mezzapelle, A. Mocuta, S. Womack, M. Gribelyuk, E.C. Jones, R.J. Miller, H.-S. Wong, W. Haensch, Extreme scaling with ultra-thin Si channel MOSFETs, Proc. IEDM, San Francisco, CA, 2002, Tech. Dig. IEDM, pp. 267–270.
5. S.E. Laux, M.V. Fischetti, Monte Carlo study of velocity overshoot in switching a 0.1-Micron CMOS inverter, Proc. IEDM, Washington, DC, 1997, Tech. Dig. IEDM, pp. 877–880.