1. IEEE standard for test access port and boundary-scan architecture,2013
2. IEEE standard testability method for embedded core-based integrated circuits,2005
3. IEEE standard for access and control of instrumentation embedded within a semiconductor device,2014
4. Secure scan: a design-for-test architecture for crypto chips;Yang;IEEE Trans. Comput. Aided Des. Integr Circuits Syst.,2006
5. Scan attacks and countermeasures in presence of scan response compactors;DaRolt,2011