1. S. Narebdra, S. Borkar, V. De, D. Antoniadis, A. Chandrakasan, Scaling of stack effect and its application for leakage reduction, in: ACM/IEEE International Symposium on low Power Electronics and Design, 6–7, August 2001, pp. 195–200.
2. H. Mahmoodi-Meimand, K. Roy, S. Mukhopadhyay, Leakage current mechanisms and leakage reduction techniques in deep sub-micrometer CMOS circuits, in: Proceedings of the IEEE, February 2003, vol. 91, pp. 305–327.
3. Power distribution analysis and optimization of deep submicron CMOS digital circuits;Gu;IEEE J. Solid-State Circuits,1996
4. D. Lee, W. Kwong, D. Blaauw, D. Sylvester, Analysis and minimization techniques for total leakage considering gate oxide leakage, in: Design Automation Conference, 2003 Proceedings, 2–6 June 2003, pp. 175–180.
5. S. Yang, W. Wolf, N. Vijaykrishnan, Y. Xie, W. Wang, Accurate stacking effect macro-modeling of leakage power in sub-100nm circuits, in: 18th International Conference on VLSI Design, 2005, pp.165–170.