Author:
Katic Nikola,Cojbasic Radisav,Schmid Alexandre,Leblebici Yusuf
Funder
Swiss National Foundation (SNSF)
Reference35 articles.
1. A 6-bit, 0.2V to 0.9V highly digital flash ADC with comparator redundancy;Daly;IEEE J. Solid-State Circuits,2009
2. Digitally synthesized stochastic flash ADC using only standard digital cells;Weaver;IEEE Trans. Circuits Syst. I: Regul. Pap.,2014
3. X. Jiang, P. Malcovati, et al., F1: digitally assisted analog and analog-assisted digital in high-performance scaled CMOS process, in: IEEE International Solid-State Circuits Conference (ISSCC), 2014, pp. 510–511.
4. A reconfigurable mostly-digital delta-sigma ADC with a worst-case FOM of 160dB;Taylor;IEEE J. Solid-State Circuits,2013
5. Built-in self-calibration and digital-trim technique for 14-bit SAR ADCs achieving ±1 LSB INL;Thirunakkarasu;IEEE Trans. Very Large Scale Integr. Syst.,2015
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献