Author:
Wu Zixu,Fu Fangfa,Lu Yu,Wang Jinxiang
Funder
Harbin Applied Technology Research and Development Project
Fundamental Research Funds for the Central Universities
Reference25 articles.
1. l.S. Vanga, J. Howard, G. Ruhl, et al., An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS, in: Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC’07), San Francisco, 2007, pp. 98–589.
2. TILE-Gx Processor Family Product Brief, Tilera Corporation, 2011, available: 〈http://www.tilera.com/sites/default/files/productbriefs/TILE-Gx%208000%20Series%20Brief_0.pdf〉.
3. S. Borkar, Thousand core chips: a technology perspective, in: Proceedings of the 44th annual Design Automation Conference (DAC’07), New York, 2007, pp. 746–749
4. Z. Lu, A. Jantsch, Trends of terascale computing Chips in the next ten years, in: Proceedings of IEEE 8th International Conference on ASIC, Changsha, 2009, pp. 62–66
5. X. Liao, T. Srikanthan, A scalable strategy for runtime resource management on NoC based manycore systems, in: Proceedings of the International Symposium on Integrated Circuits, Singapore, 2011, pp. 297–300.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献