1. Time interleaved converter arrays;Black;IEEE J. Solid State Circ.,1980
2. Design considerations for interleaved ADCs;Razavi;IEEE J. Solid State Circ.,2013
3. A 10-bit 1GS/s 4-way TI SAR ADC with tap-interpolated FIR filter based time skew calibration;Lei;IEEE ASSCC,2016
4. Recent advances and trends in voltage-time domain hybrid ADC;Zhang;IEEE Trans. Circ. Syst. II: Express Briefs,2022
5. 12-Bit 10MS/s SAR ADC with high linearity and energy-efficient switching;Liu;IEEE Trans. Circ. Syst. I: Reg. Pap.,2016