1. Yin, G., Jiren, H., Zhuang, L., Yang, L., and He, H. (2018). General Architecture of Centralized Unit and Distributed Unit for New Radio. ZTE Commun., 23–31.
2. Wu, J., Chou, A., Yang, C.H., Ding, Y., Ko, Y.J., Lin, S.T., Liu, W., Hsiao, C.M., Hsieh, M.H., and Huang, C.C. (2013, January 12–14). A 5.4 gs/s 12b 500 mw pipeline adc in 28 nm cmos. Proceedings of the 2013 Symposium on VLSI Circuits, Kyoto, Japan.
3. A 5-GS/s 10-b 76-mW time-interleaved SAR ADC in 28 nm CMOS;Fang;IEEE Trans. Circuits Syst. I Regul. Pap.,2017
4. Explicit analysis of channel mismatch effects in time-interleaved ADC systems;Kurosawa;IEEE Trans. Circuits Syst. I Fundam. Theory Appl.,2001
5. Wang, D., Zhu, X., Guo, X., Luan, J., Zhou, L., Wu, D., Liu, H., Wu, J., and Liu, X. (2019). A 2.6 GS/s 8-Bit time-interleaved SAR ADC in 55 nm CMOS technology. Electronics, 8.