1. Power dissipation analysis and optimization of deep submicron CMOS digital circuits;Gu;IEEE J. Solid-State Circuits,1996
2. Z. Chen, M. Johnson, L. Wei, W. Roy, Estimation of standby leakage power in CMOS circuit considering accurate modeling of transistor stacks, in Low Power Electronics and Design, 1998. Proceedings. 1998 International Symposium on, aug. 1998, pp. 239 –244.
3. R. Guindi, F. Najm, Design techniques for gate-leakage reduction in CMOS circuits, in Quality Electronic Design, 2003. Proceedings. Proceedings of the Fourth International Symposium on, march 2003, pp. 61– 65.
4. R. Rao, J. Burns, A. Devgan, R. Brown, Efficient techniques for gate leakage estimation, in Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 2003 International Symposium on, aug. 2003, pp. 100–103.
5. S. Mukhopadhyay, A. Raychowdhury, K. Roy, Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling, in Design Automation Conference, 2003. Proceedings, june 2003, pp. 169–174.