1. Modeling MOS snapback and parasitic bipolar action for circuit-level esd and high current simulations;Amerasekera;Proc. IRPS,1996
2. Y. Zhou, T. Weyl, J.-J. Hajjar, K. Lisiak, ESD Simulation using Compact Models: from I/O Cell to Full Chip, Proc. EDSSC, Tainan, Taiwan, 2007, p. 53–58.
3. Modeling MOS snapback for circuit-level ESD simulation using BSIM3 and VBIC model;Zhou;Proc. ISQED,2005
4. Electrostatic discharge protection framework for mixed-signal high voltage CMOS applications;Salcedo;Proc. ICSICT,2008
5. Analysis of safe operating area of nldmos and pldmos transistors subject to transient stresses;Malobabic;IEEE Trans. Electron. Dev.,2010