Author:
Ngo Hau T.,Asari Vijayan K.
Reference18 articles.
1. G. Economakos, K. Anagnostopoulos, Bit level architectural exploration technique for the design of low power multipliers, in: Proceedings of the IEEE International Symposium on Circuits and Systems, 2006,, pp. 1483–1486.
2. Low power parallel multiplier with column bypassing;Wen;Electronics Letters,2005
3. M. Fonseca, E. Costa, S. Bambi, J. Monteiro, Design of a radix-2 hybrid array multiplier using carry save adder, in: Proceedings of the 18th Symposium on Integrated Circuits and Systems Design, 2005,, pp. 172–177.
4. Carry save multiplication schemes without final addition;Ciminiera;IEEE Transactions on Computer,1996
5. A two's complement parallel array multiplication algorithm;Baugh;IEEE Transactions on Computer,1973
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献