1. C. Wu, W. Wang, I. Wey, A. Wu, A scalable DCO design for portable ADPLL designs, in: IEEE International Symposium on Circuits and Systems ISCAS05, vol. 6, 2005, pp. 5449–5452.
2. A digitally controlled PLL for SoC applications;Olsson;IEEE Journal of Solid-State Circuits,2004
3. R. Stefo, J. Schreiter, J.U. Schlüßler, R. Schüffny, High resolution ADPLL frequency synthesizer for FPGA- and ASIC-based applications, in: IEEE International Conference on Field-Programmable Technology, 2003, pp. 28–34.
4. A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications;Chen;IEEE Journal of Solid-State Circuits,2006
5. R. Stefo, J. Schreiter, Oscillator system for generating a clock signal, German Patent No. 102004023484, 2004.