Author:
González José Luis,Martineau Baudouin,Belot Didier
Reference22 articles.
1. The physical and electrical effects of metall-fill patterning practices for oxide chemical–mechanical polishing processes,;Stine;IEEE Trans. Electron Devices,1998
2. S. Lakshminarayanan, P. Wright, J. Pallinti, Design rule methodology to improve the manufacturability of the copper CMP process, in: Proceedings of the IITC, 2002, pp. 99–102.
3. P. Zarkesh-Ha, S. Lakshminarayanan, K. Doniger, W. Loh, P. Wright, Impact of interconnect pattern density information on a 90nm technology ASIC design flow, in: Proceedings of the Fourth International Symposium on Quality Electronic Design, 2003.
4. A. Tsuchiya, H. Onodera, Effect of dummy fills on high-frequency characteristics of on-chip interconnects, in: Proceedings of the Signal Propagation on Interconnections (SPI) Conference, 2006, pp. 275–278.
5. L. Nan, K. Mouthaan, Y-Z. Xiong, J. Shi, S.C. Rustagi, and B-L. Ooi, Experimental characterization of the effect of metal dummy fills on spiral inductors, in Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium, 2007, pp. 307–310.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献