Author:
Mazreah Arash Azizi,Manzuri Shalmani M.T.
Reference39 articles.
1. A. Agarwal, C.H. Kim, S. Mukhopadhyay, K. Roy, Leakage in nano-scale technologies: mechanisms, impact and design considerations, in: Proceeding of the 41st Design Automation Conference, 2004, pp. 6–11.
2. V. Chandra, R. Aitken, Impact of technology and voltage scaling on the soft error susceptibility in nanoscale CMOS, in: Proceeding of the IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, 2008, pp. 114–122.
3. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS;Mukhopadhyay;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2005
4. A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications;Takeda;IEEE Journal of Solid-State Circuits,2006
5. New configuration memory cells for FPGA in nano-scaled CMOS technology;Azizi Mazreah;Elsevier Microelectronics Journal,2011
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献