Author:
Azizi Mazreah Arash,Manzuri Shalmani Mohammad T.
Reference30 articles.
1. A. Agarwal, C.H. Kim, S. Mukhopadhyay, K. Roy, Leakage in nano-scale technologies: mechanisms, impact and design considerations, in: Proceedings of the 41st Design Automation Conference, 2004, pp. 6–11.
2. V. Chandra, R. Aitken, Impact of technology and voltage scaling on the soft error susceptibility in nanoscale CMOS, in: Proceedings of the IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, 2008, pp. 114–122.
3. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS;Mukhopadhyay;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2005
4. J. Lamoureux, W. Luk, An overview of low-power techniques for field-programmable gate arrays, in: Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems, 2008, pp. 338–345.
5. Active leakage power optimization for FPGAs;Anderson;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2006
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献